Skip to content

Bump ACE repository to latest version#13

Open
ricted98 wants to merge 111 commits into
masterfrom
multicore/devel
Open

Bump ACE repository to latest version#13
ricted98 wants to merge 111 commits into
masterfrom
multicore/devel

Conversation

@ricted98

Copy link
Copy Markdown

This PR contains the version of the interconnect presented at the RISC-V summit. Some additiona polishing is needed before merging.

ricted98 and others added 30 commits April 12, 2024 09:30
* The original FSM is now split across three modules:
decoder, memory_unit and snoop_unit.
* The top level design is now identified as ccu_ctrl
* Legacy parameter is used to simulate a blocking behavior
* Rework the memory unit to use AXI channels parallelism
* Use AXI FIFO to buffer memory transactions
* Several bug fixes
* Remove Legacy support
* Checks are currently performed by stalling requests targeted at the same set
* Stall the decoder W/R requests if the respective queue is full
* Collision now happens on equal tags
* Add one ID bit on the memory side
* Add W FIFO to decouple Ax controller and W channel
* Use req/gnt protocol
* Serve request in the same cycle if possible
@ricted98 ricted98 self-assigned this Jun 10, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant