Skip to content

[simple_system] Fix initial assignment of clk_sys#2449

Merged
SamuelRiedel merged 1 commit into
lowRISC:masterfrom
SamuelRiedel:verilator-contassinit
Jun 9, 2026
Merged

[simple_system] Fix initial assignment of clk_sys#2449
SamuelRiedel merged 1 commit into
lowRISC:masterfrom
SamuelRiedel:verilator-contassinit

Conversation

@SamuelRiedel

Copy link
Copy Markdown
Contributor

Remove the in-line initialization of the clock from the simple system, and handle the clock generation in a separate initial block instead.

Fixes #2447

@hcallahan-lowrisc hcallahan-lowrisc left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Change looks good, thanks for fixing @SamuelRiedel 👍

@SamuelRiedel SamuelRiedel requested a review from h-filali June 8, 2026 14:17
@SamuelRiedel SamuelRiedel added this pull request to the merge queue Jun 9, 2026
Merged via the queue into lowRISC:master with commit b58952d Jun 9, 2026
16 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Fix ifdef VERILATOR breaking sv-tests ibex

2 participants